SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS.

Shiu Kai Chin, Edward P. Stabler

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A method of design using automated logic and provably correct arithmetic transformations of inputs to arithmetically equivalent outputs is proposed. This approach starts with a functional-level description and produces a network interconnection list of macrocells at the gate and register level. The netlist output corresponds to the netlists used by various netlist comparison checkers or could serve as input to a silicon compiler. The novelty and importance of the approach is its use of logic, arithmetic rules, and logic programming to describe and document the synthesis process so that the design is provably correct.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE Computer Society
Pages558-560
Number of pages3
ISBN (Print)0818607351
StatePublished - 1986

Fingerprint

Logic programming
Silicon

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chin, S. K., & Stabler, E. P. (1986). SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS. In Unknown Host Publication Title (pp. 558-560). IEEE Computer Society.

SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS. / Chin, Shiu Kai; Stabler, Edward P.

Unknown Host Publication Title. IEEE Computer Society, 1986. p. 558-560.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chin, SK & Stabler, EP 1986, SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS. in Unknown Host Publication Title. IEEE Computer Society, pp. 558-560.
Chin SK, Stabler EP. SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS. In Unknown Host Publication Title. IEEE Computer Society. 1986. p. 558-560
Chin, Shiu Kai ; Stabler, Edward P. / SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS. Unknown Host Publication Title. IEEE Computer Society, 1986. pp. 558-560
@inproceedings{f5eabd6f18ef45c0a8d74865f6ed0dbf,
title = "SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS.",
abstract = "A method of design using automated logic and provably correct arithmetic transformations of inputs to arithmetically equivalent outputs is proposed. This approach starts with a functional-level description and produces a network interconnection list of macrocells at the gate and register level. The netlist output corresponds to the netlists used by various netlist comparison checkers or could serve as input to a silicon compiler. The novelty and importance of the approach is its use of logic, arithmetic rules, and logic programming to describe and document the synthesis process so that the design is provably correct.",
author = "Chin, {Shiu Kai} and Stabler, {Edward P.}",
year = "1986",
language = "English (US)",
isbn = "0818607351",
pages = "558--560",
booktitle = "Unknown Host Publication Title",
publisher = "IEEE Computer Society",
address = "United States",

}

TY - GEN

T1 - SYNTHESIS OF DIGITAL DESIGNS BY EQUIVALENCE TRANSFORMATIONS.

AU - Chin, Shiu Kai

AU - Stabler, Edward P.

PY - 1986

Y1 - 1986

N2 - A method of design using automated logic and provably correct arithmetic transformations of inputs to arithmetically equivalent outputs is proposed. This approach starts with a functional-level description and produces a network interconnection list of macrocells at the gate and register level. The netlist output corresponds to the netlists used by various netlist comparison checkers or could serve as input to a silicon compiler. The novelty and importance of the approach is its use of logic, arithmetic rules, and logic programming to describe and document the synthesis process so that the design is provably correct.

AB - A method of design using automated logic and provably correct arithmetic transformations of inputs to arithmetically equivalent outputs is proposed. This approach starts with a functional-level description and produces a network interconnection list of macrocells at the gate and register level. The netlist output corresponds to the netlists used by various netlist comparison checkers or could serve as input to a silicon compiler. The novelty and importance of the approach is its use of logic, arithmetic rules, and logic programming to describe and document the synthesis process so that the design is provably correct.

UR - http://www.scopus.com/inward/record.url?scp=0023030147&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023030147&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023030147

SN - 0818607351

SP - 558

EP - 560

BT - Unknown Host Publication Title

PB - IEEE Computer Society

ER -