Performance evaluation of circuit switched multistage interconnection networks using a hold strategy

Shuo Hsien Hsiao, Chien Yi Roger Chen

Research output: Contribution to journalArticle

8 Scopus citations

Abstract

The performance evaluation of processor-memory communications for multiprocessor systems using circuit switched interconnection networks with a hold strategy is performed. Message size and processor processing time are considered and shown to have a significant effect on the overall system performance. A closed queuing network model is proposed such that only (n + 2) states are required by the proposed model, in contrast to (n2 + 3n + 4)/2 states needed in previous studies, where n is the number of stages of the multistage interconnection network. Since a closed-form solution is obtained, the behavior of a complete cycle of memory access through multistage interconnection networks can be accurately analyzed and various performance bounds can be obtained.

Original languageEnglish (US)
Pages (from-to)632-640
Number of pages9
JournalIEEE Transactions on Parallel and Distributed Systems
Volume3
Issue number5
DOIs
StatePublished - Sep 1992

    Fingerprint

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Electrical and Electronic Engineering
  • Theoretical Computer Science

Cite this