Performance analysis of finite-buffered multistage interconnection networks

Shuo Hsien Hsiao; C. Y.Roger Chen; Kingsley Nwosu; Dikran Meliksetian

Performance analysis of finite-buffered multistage interconnection networks

Shuo Hsien Hsiao, C. Y.Roger Chen, Kingsley Nwosu, Dikran Meliksetian

Research output: Chapter in Book/Entry/Poem › Conference contribution

Abstract

A new model for the performance evaluation of finite-buffered multistage interconnection networks (MINs) is proposed. In contrast to previous models, which are either rather inaccurate when input load is high or only applicable to some special cases (e.g., infinite buffers, simple buffers, or low input load), the proposed model is very accurate for all ranges of input load and allows switching elements and buffers modules to be of any arbitrary sizes.

Original language	English (US)
Title of host publication	Proceedings of the 1993 IEEE International Conference on Communications
Publisher	IEEE Computer Society
Pages	53-57
Number of pages	5
ISBN (Print)	0780309510
State	Published - 1993
Externally published	Yes
Event	Proceedings of the IEEE International Conference on Communications '93 - Geneva, Switz Duration: May 23 1993 → May 26 1993

Publication series

Name	Proceedings of the 1993 IEEE International Conference on Communications

Other

Other	Proceedings of the IEEE International Conference on Communications '93
City	Geneva, Switz
Period	5/23/93 → 5/26/93

ASJC Scopus subject areas

General Engineering

Cite this

Performance analysis of finite-buffered multistage interconnection networks. / Hsiao, Shuo Hsien; Chen, C. Y.Roger; Nwosu, Kingsley et al.
Proceedings of the 1993 IEEE International Conference on Communications. IEEE Computer Society, 1993. p. 53-57 (Proceedings of the 1993 IEEE International Conference on Communications).

Research output: Chapter in Book/Entry/Poem › Conference contribution

Hsiao, SH, Chen, CYR, Nwosu, K & Meliksetian, D 1993, Performance analysis of finite-buffered multistage interconnection networks. in Proceedings of the 1993 IEEE International Conference on Communications. Proceedings of the 1993 IEEE International Conference on Communications, IEEE Computer Society, pp. 53-57, Proceedings of the IEEE International Conference on Communications '93, Geneva, Switz, 5/23/93.

@inproceedings{1f914d62b54a4087aba20d6266262b84,

title = "Performance analysis of finite-buffered multistage interconnection networks",

abstract = "A new model for the performance evaluation of finite-buffered multistage interconnection networks (MINs) is proposed. In contrast to previous models, which are either rather inaccurate when input load is high or only applicable to some special cases (e.g., infinite buffers, simple buffers, or low input load), the proposed model is very accurate for all ranges of input load and allows switching elements and buffers modules to be of any arbitrary sizes.",

author = "Hsiao, {Shuo Hsien} and Chen, {C. Y.Roger} and Kingsley Nwosu and Dikran Meliksetian",

year = "1993",

language = "English (US)",

isbn = "0780309510",

series = "Proceedings of the 1993 IEEE International Conference on Communications",

publisher = "IEEE Computer Society",

pages = "53--57",

booktitle = "Proceedings of the 1993 IEEE International Conference on Communications",

address = "United States",

note = "Proceedings of the IEEE International Conference on Communications '93 ; Conference date: 23-05-1993 Through 26-05-1993",

}

TY - GEN

T1 - Performance analysis of finite-buffered multistage interconnection networks

AU - Hsiao, Shuo Hsien

AU - Chen, C. Y.Roger

AU - Nwosu, Kingsley

AU - Meliksetian, Dikran

PY - 1993

Y1 - 1993

N2 - A new model for the performance evaluation of finite-buffered multistage interconnection networks (MINs) is proposed. In contrast to previous models, which are either rather inaccurate when input load is high or only applicable to some special cases (e.g., infinite buffers, simple buffers, or low input load), the proposed model is very accurate for all ranges of input load and allows switching elements and buffers modules to be of any arbitrary sizes.

AB - A new model for the performance evaluation of finite-buffered multistage interconnection networks (MINs) is proposed. In contrast to previous models, which are either rather inaccurate when input load is high or only applicable to some special cases (e.g., infinite buffers, simple buffers, or low input load), the proposed model is very accurate for all ranges of input load and allows switching elements and buffers modules to be of any arbitrary sizes.

UR - http://www.scopus.com/inward/record.url?scp=0027150696&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027150696&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027150696

SN - 0780309510

T3 - Proceedings of the 1993 IEEE International Conference on Communications

SP - 53

EP - 57

BT - Proceedings of the 1993 IEEE International Conference on Communications

PB - IEEE Computer Society

T2 - Proceedings of the IEEE International Conference on Communications '93

Y2 - 23 May 1993 through 26 May 1993

ER -

Performance analysis of finite-buffered multistage interconnection networks

Abstract

Publication series

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this