Abstract
Memristor has emerged as one of the most promising candidates for the fundamental device in the beyond-CMOS era. With their unique advantage on implementing low-power high-speed matrix multiplication, memristors have shown great and vast potentiality in many specific applications. This paper, for the first time, investigates the hardware design of DFT using memristors. Two implementations of DFT using memristors have been presented for effectively trading-off between hardware complexity and computing speed. Simulation results show that as compared to the conventional CMOS-based design, the proposed memristor-based design enables significant reduction in computation latency and improvement in power efficiency with very low inaccuracy. Simulation results show that the proposed memristor-based implementation could reach up to 10X improvement in speed and 109.8X reduction in power efficiency compared to CMOS-based design.
Original language | English (US) |
---|---|
Title of host publication | Proceedings - IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016 |
Publisher | IEEE Computer Society |
Pages | 643-648 |
Number of pages | 6 |
Volume | 2016-September |
ISBN (Electronic) | 9781467390385 |
DOIs | |
State | Published - Sep 2 2016 |
Event | 15th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016 - Pittsburgh, United States Duration: Jul 11 2016 → Jul 13 2016 |
Other
Other | 15th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016 |
---|---|
Country | United States |
City | Pittsburgh |
Period | 7/11/16 → 7/13/16 |
Keywords
- DFT
- Memristor
- Memristor Crossbar
ASJC Scopus subject areas
- Hardware and Architecture
- Control and Systems Engineering
- Electrical and Electronic Engineering