Lookup table based discrete gate sizing for delay minimization with modified elmore delay model

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Gate sizing is one of the most important techniques for circuit optimization. Over the years, Elmore delay model (EDM) has been the predominant timing model used in gate sizing due to its simplicity. However, EDM is no longer effective in meeting the increasing demand of timing accuracy. In this paper, we propose a new gate delay model, which characterizes the timing information of lookup tables and creates a model which is mathematically similar to EDM, and can be easily incorporated into well-known EDM based gate sizing techniques using Lagrangian Relaxation (LR) with minor modifications. Experimental data show that it can produce even better results than those directly based on lookup tables, while keeping the benefit of the simplicity of EDM.

Original languageEnglish (US)
Title of host publicationGLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI
PublisherAssociation for Computing Machinery
Pages361-366
Number of pages6
Volume20-22-May-2015
ISBN (Electronic)9781450334747
DOIs
StatePublished - May 20 2015
Event25th Great Lakes Symposium on VLSI, GLSVLSI 2015 - Pittsburgh, United States
Duration: May 20 2015May 22 2015

Other

Other25th Great Lakes Symposium on VLSI, GLSVLSI 2015
CountryUnited States
CityPittsburgh
Period5/20/155/22/15

Fingerprint

Table lookup
Networks (circuits)

Keywords

  • Delay minimization
  • Discrete gate sizing
  • Elmore delay model
  • Gate model
  • Lookup table

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Xie, J., & Chen, C. Y. R. (2015). Lookup table based discrete gate sizing for delay minimization with modified elmore delay model. In GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI (Vol. 20-22-May-2015, pp. 361-366). Association for Computing Machinery. https://doi.org/10.1145/2742060.2742094

Lookup table based discrete gate sizing for delay minimization with modified elmore delay model. / Xie, Jiani; Chen, Chien Yi Roger.

GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI. Vol. 20-22-May-2015 Association for Computing Machinery, 2015. p. 361-366.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Xie, J & Chen, CYR 2015, Lookup table based discrete gate sizing for delay minimization with modified elmore delay model. in GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI. vol. 20-22-May-2015, Association for Computing Machinery, pp. 361-366, 25th Great Lakes Symposium on VLSI, GLSVLSI 2015, Pittsburgh, United States, 5/20/15. https://doi.org/10.1145/2742060.2742094
Xie J, Chen CYR. Lookup table based discrete gate sizing for delay minimization with modified elmore delay model. In GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI. Vol. 20-22-May-2015. Association for Computing Machinery. 2015. p. 361-366 https://doi.org/10.1145/2742060.2742094
Xie, Jiani ; Chen, Chien Yi Roger. / Lookup table based discrete gate sizing for delay minimization with modified elmore delay model. GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI. Vol. 20-22-May-2015 Association for Computing Machinery, 2015. pp. 361-366
@inproceedings{c537a1d25a6141bca1c11e2fcc4c0998,
title = "Lookup table based discrete gate sizing for delay minimization with modified elmore delay model",
abstract = "Gate sizing is one of the most important techniques for circuit optimization. Over the years, Elmore delay model (EDM) has been the predominant timing model used in gate sizing due to its simplicity. However, EDM is no longer effective in meeting the increasing demand of timing accuracy. In this paper, we propose a new gate delay model, which characterizes the timing information of lookup tables and creates a model which is mathematically similar to EDM, and can be easily incorporated into well-known EDM based gate sizing techniques using Lagrangian Relaxation (LR) with minor modifications. Experimental data show that it can produce even better results than those directly based on lookup tables, while keeping the benefit of the simplicity of EDM.",
keywords = "Delay minimization, Discrete gate sizing, Elmore delay model, Gate model, Lookup table",
author = "Jiani Xie and Chen, {Chien Yi Roger}",
year = "2015",
month = "5",
day = "20",
doi = "10.1145/2742060.2742094",
language = "English (US)",
volume = "20-22-May-2015",
pages = "361--366",
booktitle = "GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI",
publisher = "Association for Computing Machinery",

}

TY - GEN

T1 - Lookup table based discrete gate sizing for delay minimization with modified elmore delay model

AU - Xie, Jiani

AU - Chen, Chien Yi Roger

PY - 2015/5/20

Y1 - 2015/5/20

N2 - Gate sizing is one of the most important techniques for circuit optimization. Over the years, Elmore delay model (EDM) has been the predominant timing model used in gate sizing due to its simplicity. However, EDM is no longer effective in meeting the increasing demand of timing accuracy. In this paper, we propose a new gate delay model, which characterizes the timing information of lookup tables and creates a model which is mathematically similar to EDM, and can be easily incorporated into well-known EDM based gate sizing techniques using Lagrangian Relaxation (LR) with minor modifications. Experimental data show that it can produce even better results than those directly based on lookup tables, while keeping the benefit of the simplicity of EDM.

AB - Gate sizing is one of the most important techniques for circuit optimization. Over the years, Elmore delay model (EDM) has been the predominant timing model used in gate sizing due to its simplicity. However, EDM is no longer effective in meeting the increasing demand of timing accuracy. In this paper, we propose a new gate delay model, which characterizes the timing information of lookup tables and creates a model which is mathematically similar to EDM, and can be easily incorporated into well-known EDM based gate sizing techniques using Lagrangian Relaxation (LR) with minor modifications. Experimental data show that it can produce even better results than those directly based on lookup tables, while keeping the benefit of the simplicity of EDM.

KW - Delay minimization

KW - Discrete gate sizing

KW - Elmore delay model

KW - Gate model

KW - Lookup table

UR - http://www.scopus.com/inward/record.url?scp=84955489336&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84955489336&partnerID=8YFLogxK

U2 - 10.1145/2742060.2742094

DO - 10.1145/2742060.2742094

M3 - Conference contribution

AN - SCOPUS:84955489336

VL - 20-22-May-2015

SP - 361

EP - 366

BT - GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI

PB - Association for Computing Machinery

ER -