Interconnection minimization in multiport memories based data path synthesis

Imtiaz Ahmad, Chien Yi Roger Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Multiport memories provide an effective way for efficiently implementing large VLSI chips and are actually being used in the design of many recent high speed RISC and SuperScalar processors. With the use of multiport memories, interconnect minimization (such as buses, multiplexers and tri-state buffers) has become more difficult. This is due to the fact that in order to establish a connection from a register to a functional unit, we need to properly assign registers to the ports of memory in different control steps in order to save interconnection. In this paper a 0-1 integer linear programming (ILP) model is presented which performs functional unit and connection allocation tasks simultaneously to get better results assuming that registers have already been grouped into multiport memories. Experiments on benchmarks show very promising results.

Original languageEnglish (US)
Title of host publication1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1032-1035
Number of pages4
ISBN (Electronic)0780305108
DOIs
StatePublished - Jan 1 1992
Event35th Midwest Symposium on Circuits and Systems, MWSCAS 1992 - Washington, United States
Duration: Aug 9 1992Aug 12 1992

Publication series

NameMidwest Symposium on Circuits and Systems
Volume1992-August
ISSN (Print)1548-3746

Conference

Conference35th Midwest Symposium on Circuits and Systems, MWSCAS 1992
CountryUnited States
CityWashington
Period8/9/928/12/92

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Interconnection minimization in multiport memories based data path synthesis'. Together they form a unique fingerprint.

  • Cite this

    Ahmad, I., & Chen, C. Y. R. (1992). Interconnection minimization in multiport memories based data path synthesis. In 1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems (pp. 1032-1035). [271118] (Midwest Symposium on Circuits and Systems; Vol. 1992-August). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MWSCAS.1992.271118