Heuristic for data path synthesis using multiport memories

Imtiaz Ahmad, Chien Yi Roger Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Recently there is a trend for the designer to group registers into register files for efficiently implementing large VLSI chips. Multiport memories provide an effective way for such an implementation. Interconnection minimization (such as multiplexers and Tri-state buffers) has become more difficult with the use of multiport memories. In this paper, a heuristic is presented which performs functional units and connection Allocation task simulatneously to get better results for application specific designs assuming that registers have already been grouped to multiport memories. Experiments on benchmarks show very promising results.

Original languageEnglish (US)
Title of host publicationProc Second Great Lakes Symp VLSI
PublisherIEEE Computer Society
Pages44-51
Number of pages8
StatePublished - 1991
EventProceedings of the Second Great Lakes Symposium on VLSI - Kalamazoo, MI, USA
Duration: Feb 28 1992Feb 29 1992

Other

OtherProceedings of the Second Great Lakes Symposium on VLSI
CityKalamazoo, MI, USA
Period2/28/922/29/92

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Heuristic for data path synthesis using multiport memories'. Together they form a unique fingerprint.

  • Cite this

    Ahmad, I., & Chen, C. Y. R. (1991). Heuristic for data path synthesis using multiport memories. In Proc Second Great Lakes Symp VLSI (pp. 44-51). IEEE Computer Society.