Heuristic for data path synthesis using multiport memories

Imtiaz Ahmad; Chien Yi Roger Chen

Heuristic for data path synthesis using multiport memories

Department of Electrical Engineering & Computer Science

Research output: Chapter in Book/Entry/Poem › Conference contribution

Abstract

Recently there is a trend for the designer to group registers into register files for efficiently implementing large VLSI chips. Multiport memories provide an effective way for such an implementation. Interconnection minimization (such as multiplexers and Tri-state buffers) has become more difficult with the use of multiport memories. In this paper, a heuristic is presented which performs functional units and connection Allocation task simulatneously to get better results for application specific designs assuming that registers have already been grouped to multiport memories. Experiments on benchmarks show very promising results.

Original language	English (US)
Title of host publication	Proc Second Great Lakes Symp VLSI
Publisher	IEEE Computer Society
Pages	44-51
Number of pages	8
State	Published - 1991
Event	Proceedings of the Second Great Lakes Symposium on VLSI - Kalamazoo, MI, USA Duration: Feb 28 1992 → Feb 29 1992

Other

Other	Proceedings of the Second Great Lakes Symposium on VLSI
City	Kalamazoo, MI, USA
Period	2/28/92 → 2/29/92

ASJC Scopus subject areas

General Engineering

Cite this

@inproceedings{f7a1b1c785284c71b51827561a15cc10,

title = "Heuristic for data path synthesis using multiport memories",

abstract = "Recently there is a trend for the designer to group registers into register files for efficiently implementing large VLSI chips. Multiport memories provide an effective way for such an implementation. Interconnection minimization (such as multiplexers and Tri-state buffers) has become more difficult with the use of multiport memories. In this paper, a heuristic is presented which performs functional units and connection Allocation task simulatneously to get better results for application specific designs assuming that registers have already been grouped to multiport memories. Experiments on benchmarks show very promising results.",

author = "Imtiaz Ahmad and Chen, {Chien Yi Roger}",

year = "1991",

language = "English (US)",

pages = "44--51",

booktitle = "Proc Second Great Lakes Symp VLSI",

publisher = "IEEE Computer Society",

address = "United States",

note = "Proceedings of the Second Great Lakes Symposium on VLSI ; Conference date: 28-02-1992 Through 29-02-1992",

}

TY - GEN

T1 - Heuristic for data path synthesis using multiport memories

AU - Ahmad, Imtiaz

AU - Chen, Chien Yi Roger

PY - 1991

Y1 - 1991

N2 - Recently there is a trend for the designer to group registers into register files for efficiently implementing large VLSI chips. Multiport memories provide an effective way for such an implementation. Interconnection minimization (such as multiplexers and Tri-state buffers) has become more difficult with the use of multiport memories. In this paper, a heuristic is presented which performs functional units and connection Allocation task simulatneously to get better results for application specific designs assuming that registers have already been grouped to multiport memories. Experiments on benchmarks show very promising results.

AB - Recently there is a trend for the designer to group registers into register files for efficiently implementing large VLSI chips. Multiport memories provide an effective way for such an implementation. Interconnection minimization (such as multiplexers and Tri-state buffers) has become more difficult with the use of multiport memories. In this paper, a heuristic is presented which performs functional units and connection Allocation task simulatneously to get better results for application specific designs assuming that registers have already been grouped to multiport memories. Experiments on benchmarks show very promising results.

UR - http://www.scopus.com/inward/record.url?scp=0026380560&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026380560&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026380560

SP - 44

EP - 51

BT - Proc Second Great Lakes Symp VLSI

PB - IEEE Computer Society

T2 - Proceedings of the Second Great Lakes Symposium on VLSI

Y2 - 28 February 1992 through 29 February 1992

ER -

Heuristic for data path synthesis using multiport memories

Abstract

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this