Grouping variables into multiport memories for ASIC data path synthesis

I. Ahmad; C. Y.R. Chen

doi:10.1109/ASIC.1992.270286

Grouping variables into multiport memories for ASIC data path synthesis

I. Ahmad, C. Y.R. Chen

Department of Electrical Engineering & Computer Science

Research output: Chapter in Book/Entry/Poem › Conference contribution

Abstract

Grouping variables into multiport memories is an essential step for multiport memory based data path synthesis. The proposed system, GMD, not only groups variables into a minimum number of multiport memory modules, but also simultaneously minimizes the number of registers in each memory module. The minimization problem is formulated as a 0-1 integer linear programming (ILP) problem. Experiments on benchmarks are promising.

Original language	English (US)
Title of host publication	Proceedings - 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992
Publisher	IEEE Computer Society
Pages	162-165
Number of pages	4
ISBN (Electronic)	0780307682
DOIs	https://doi.org/10.1109/ASIC.1992.270286
State	Published - 1992
Event	5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992 - Rochester, United States Duration: Sep 21 1992 → Sep 25 1992

Publication series

Name	Proceedings of International Conference on ASIC
ISSN (Print)	2162-7541
ISSN (Electronic)	2162-755X

Conference

Conference	5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992
Country/Territory	United States
City	Rochester
Period	9/21/92 → 9/25/92

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ASIC.1992.270286

Cite this

Ahmad, I & Chen, CYR 1992, Grouping variables into multiport memories for ASIC data path synthesis. in Proceedings - 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992., 270286, Proceedings of International Conference on ASIC, IEEE Computer Society, pp. 162-165, 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992, Rochester, United States, 9/21/92. https://doi.org/10.1109/ASIC.1992.270286

@inproceedings{78dc16d5788449e79b284328935e76c3,

title = "Grouping variables into multiport memories for ASIC data path synthesis",

abstract = "Grouping variables into multiport memories is an essential step for multiport memory based data path synthesis. The proposed system, GMD, not only groups variables into a minimum number of multiport memory modules, but also simultaneously minimizes the number of registers in each memory module. The minimization problem is formulated as a 0-1 integer linear programming (ILP) problem. Experiments on benchmarks are promising.",

author = "I. Ahmad and Chen, {C. Y.R.}",

note = "Publisher Copyright: {\textcopyright} 1992 IEEE.; 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992 ; Conference date: 21-09-1992 Through 25-09-1992",

year = "1992",

doi = "10.1109/ASIC.1992.270286",

language = "English (US)",

series = "Proceedings of International Conference on ASIC",

publisher = "IEEE Computer Society",

pages = "162--165",

booktitle = "Proceedings - 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992",

address = "United States",

}

TY - GEN

T1 - Grouping variables into multiport memories for ASIC data path synthesis

AU - Ahmad, I.

AU - Chen, C. Y.R.

PY - 1992

Y1 - 1992

N2 - Grouping variables into multiport memories is an essential step for multiport memory based data path synthesis. The proposed system, GMD, not only groups variables into a minimum number of multiport memory modules, but also simultaneously minimizes the number of registers in each memory module. The minimization problem is formulated as a 0-1 integer linear programming (ILP) problem. Experiments on benchmarks are promising.

AB - Grouping variables into multiport memories is an essential step for multiport memory based data path synthesis. The proposed system, GMD, not only groups variables into a minimum number of multiport memory modules, but also simultaneously minimizes the number of registers in each memory module. The minimization problem is formulated as a 0-1 integer linear programming (ILP) problem. Experiments on benchmarks are promising.

UR - http://www.scopus.com/inward/record.url?scp=85065812962&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85065812962&partnerID=8YFLogxK

U2 - 10.1109/ASIC.1992.270286

DO - 10.1109/ASIC.1992.270286

M3 - Conference contribution

AN - SCOPUS:85065812962

T3 - Proceedings of International Conference on ASIC

SP - 162

EP - 165

BT - Proceedings - 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992

PB - IEEE Computer Society

T2 - 5th Annual IEEE International ASIC Conference and Exhibit, ASIC 1992

Y2 - 21 September 1992 through 25 September 1992

ER -

Grouping variables into multiport memories for ASIC data path synthesis

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this