Generating the optimal graph representations from the instruction set tables of circuits

C. Y.Roger Chen, Wei Chih Tseng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In existing VLSI high-level synthesis systems, designs usually start from a hardware description language with structural information (such as structured VHDL, ISPS and HardwareC) or graph representations (such as data dependency graphs or control/data flow graphs). However, in most cases, such structured representations already 'limit' or 'fix' the design space and easily result in unsatisfactory implementations. In this paper a novel transformation technique is proposed to generate an optimal graph representation with structural information for the given instruction set table of a target design which does not contain any structural information and allow maximum flexibility in optimization. We first reorder and partition a given instruction set table, then a graph construction procedure is performed to extract and transform the maximal common operation sets. Finally, the local and global tuning transformations are performed to refine the graph representation. Experimental results show that performing our algorithm to generate the optimal graph representations before starting high-level synthesis tasks indeed produces much better final synthesized implementations.

Original languageEnglish (US)
Title of host publicationProceedings of the Custom Integrated Circuits Conference
Editors Anon
PublisherIEEE Computer Society
Pages241-244
Number of pages4
ISBN (Print)0780318870
StatePublished - Jan 1 1994
EventProceedings of the IEEE 1994 Custom Integrated Circuits Conference - San Diego, CA, USA
Duration: May 1 1994May 4 1994

Publication series

NameProceedings of the Custom Integrated Circuits Conference
ISSN (Print)0886-5930

Other

OtherProceedings of the IEEE 1994 Custom Integrated Circuits Conference
CitySan Diego, CA, USA
Period5/1/945/4/94

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Generating the optimal graph representations from the instruction set tables of circuits'. Together they form a unique fingerprint.

  • Cite this

    Chen, C. Y. R., & Tseng, W. C. (1994). Generating the optimal graph representations from the instruction set tables of circuits. In Anon (Ed.), Proceedings of the Custom Integrated Circuits Conference (pp. 241-244). (Proceedings of the Custom Integrated Circuits Conference). IEEE Computer Society.