FinCACTI: Architectural analysis and modeling of caches with deeply-scaled FinFET devices

Alireza Shafaei, Yanzhi Wang, Xue Lin, Massoud Pedram

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Scopus citations

Abstract

This paper presents FinCACTI, a cache modeling tool based on CACTI which also supports deeply-scaled FinFET devices as well as more robust SRAM cells. In particular, FinFET devices optimized using advanced device simulators for 7nm process serve as the case study of the paper. Based on this 7nm FinFET process, characteristics of 6T and 8T SRAMs are calculated, and comparison results show that under the same stability requirements the 8T cell has smaller area and leakage power. SRAM and technological parameters of the 7nm FinFET are then incorporated into FinCACTI. According to architecture-level simulations, the 8T SRAM is suggested as the choice of memory cell for 7nm FinFET. Moreover, a 4MB cache in 7nm FinFET compared with 22nm (32nm) CMOS under same access latencies achieves 5× (9×) and 11× (24×) reduction in read energy and area, respectively.

Original languageEnglish (US)
Title of host publicationProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
PublisherIEEE Computer Society
Pages290-295
Number of pages6
ISBN (Electronic)9781479937639
DOIs
StatePublished - Sep 18 2014
Event2014 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014 - Tampa, United States
Duration: Jul 9 2014Jul 11 2014

Other

Other2014 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014
CountryUnited States
CityTampa
Period7/9/147/11/14

Keywords

  • CACTI
  • Cache Modeling
  • FinFET devices

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'FinCACTI: Architectural analysis and modeling of caches with deeply-scaled FinFET devices'. Together they form a unique fingerprint.

  • Cite this

    Shafaei, A., Wang, Y., Lin, X., & Pedram, M. (2014). FinCACTI: Architectural analysis and modeling of caches with deeply-scaled FinFET devices. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI (pp. 290-295). [6903378] IEEE Computer Society. https://doi.org/10.1109/ISVLSI.2014.94