This article describes various techniques for fault tolerance that can be applied to systolic array architectures. The approach of algorithm-based fault tolerance is shown to be the natural one for such systems.
|Original language||English (US)|
|Number of pages||11|
|State||Published - Jul 1987|
ASJC Scopus subject areas
- Computer Science(all)