Experience extending VLSI design with mathematical logic

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The growing demands for assurance of properties like correctness, safety, and security have led to the development of design methods using mathematical logic. These methods have broad application to hardware, software, and system design. Design based on mathematical logic offers the capability to relate structural descriptions with behavioral descriptions and properties. The challenge is to move these methods into mainstream engineering. This requires teaching mathematical logic in engineering courses which are directly applicable to engineering design. This paper describes how formal logic is included in the computer engineering curriculum at Syracuse University, our experience teaching formal logic to engineers, and how VLSI circuits have been fabricated by students using a formal development process.

Original languageEnglish (US)
Title of host publicationProceedings of the IEEE International Conference on Microelectronic Systems Education, MSE
PublisherIEEE Computer Society
Pages11-12
Number of pages2
StatePublished - 1997
EventProceedings of the 1997 IEEE International Conference on Microelectronic Systems Education, MSE'97 - Arlington, VA, USA
Duration: Jul 21 1997Jul 23 1997

Other

OtherProceedings of the 1997 IEEE International Conference on Microelectronic Systems Education, MSE'97
CityArlington, VA, USA
Period7/21/977/23/97

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Experience extending VLSI design with mathematical logic'. Together they form a unique fingerprint.

  • Cite this

    Chin, S. K. (1997). Experience extending VLSI design with mathematical logic. In Proceedings of the IEEE International Conference on Microelectronic Systems Education, MSE (pp. 11-12). IEEE Computer Society.