Dual independent layout generation of arbitrary circuit topologies

Bradley S. Carlson; C. Y. Roger Chen

doi:10.1109/MWSCAS.1992.271270

Dual independent layout generation of arbitrary circuit topologies

Bradley S. Carlson, C. Y. Roger Chen

Department of Electrical Engineering & Computer Science

Research output: Chapter in Book/Entry/Poem › Conference contribution

Abstract

An algorithm is presented which performs automatic layout generation for arbitrary MOS transistor networks with flexible topology for dual independent layouts. The algorithm operates on arbitrary MOS transistor network topologies (including nonplanar), and determines an arrangement of transistors and subcircuits such that the area of the generated layout is minimized The algorithm utilizes a new tree representation which is capable of representing circuits with arbitrary topologies.

Original language	English (US)
Title of host publication	1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	528-531
Number of pages	4
ISBN (Electronic)	0780305108
DOIs	https://doi.org/10.1109/MWSCAS.1992.271270
State	Published - 1992
Event	35th Midwest Symposium on Circuits and Systems, MWSCAS 1992 - Washington, United States Duration: Aug 9 1992 → Aug 12 1992

Publication series

Name	Midwest Symposium on Circuits and Systems
Volume	1992-August
ISSN (Print)	1548-3746

Conference

Conference	35th Midwest Symposium on Circuits and Systems, MWSCAS 1992
Country/Territory	United States
City	Washington
Period	8/9/92 → 8/12/92

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/MWSCAS.1992.271270

Cite this

Carlson, B. S., & Roger Chen, C. Y. (1992). Dual independent layout generation of arbitrary circuit topologies. In 1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems (pp. 528-531). Article 271270 (Midwest Symposium on Circuits and Systems; Vol. 1992-August). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MWSCAS.1992.271270

Dual independent layout generation of arbitrary circuit topologies. / Carlson, Bradley S.; Roger Chen, C. Y.
1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 1992. p. 528-531 271270 (Midwest Symposium on Circuits and Systems; Vol. 1992-August).

Research output: Chapter in Book/Entry/Poem › Conference contribution

Carlson, BS & Roger Chen, CY 1992, Dual independent layout generation of arbitrary circuit topologies. in 1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems., 271270, Midwest Symposium on Circuits and Systems, vol. 1992-August, Institute of Electrical and Electronics Engineers Inc., pp. 528-531, 35th Midwest Symposium on Circuits and Systems, MWSCAS 1992, Washington, United States, 8/9/92. https://doi.org/10.1109/MWSCAS.1992.271270

@inproceedings{36506ef1545646c5bd6df9fb1b2a9fa4,

title = "Dual independent layout generation of arbitrary circuit topologies",

abstract = "An algorithm is presented which performs automatic layout generation for arbitrary MOS transistor networks with flexible topology for dual independent layouts. The algorithm operates on arbitrary MOS transistor network topologies (including nonplanar), and determines an arrangement of transistors and subcircuits such that the area of the generated layout is minimized The algorithm utilizes a new tree representation which is capable of representing circuits with arbitrary topologies.",

author = "Carlson, {Bradley S.} and {Roger Chen}, {C. Y.}",

note = "Publisher Copyright: {\textcopyright} 1992 IEEE.; 35th Midwest Symposium on Circuits and Systems, MWSCAS 1992 ; Conference date: 09-08-1992 Through 12-08-1992",

year = "1992",

doi = "10.1109/MWSCAS.1992.271270",

language = "English (US)",

series = "Midwest Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "528--531",

booktitle = "1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems",

}

TY - GEN

T1 - Dual independent layout generation of arbitrary circuit topologies

AU - Carlson, Bradley S.

AU - Roger Chen, C. Y.

PY - 1992

Y1 - 1992

N2 - An algorithm is presented which performs automatic layout generation for arbitrary MOS transistor networks with flexible topology for dual independent layouts. The algorithm operates on arbitrary MOS transistor network topologies (including nonplanar), and determines an arrangement of transistors and subcircuits such that the area of the generated layout is minimized The algorithm utilizes a new tree representation which is capable of representing circuits with arbitrary topologies.

AB - An algorithm is presented which performs automatic layout generation for arbitrary MOS transistor networks with flexible topology for dual independent layouts. The algorithm operates on arbitrary MOS transistor network topologies (including nonplanar), and determines an arrangement of transistors and subcircuits such that the area of the generated layout is minimized The algorithm utilizes a new tree representation which is capable of representing circuits with arbitrary topologies.

UR - http://www.scopus.com/inward/record.url?scp=85065731507&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85065731507&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.1992.271270

DO - 10.1109/MWSCAS.1992.271270

M3 - Conference contribution

AN - SCOPUS:85065731507

T3 - Midwest Symposium on Circuits and Systems

SP - 528

EP - 531

BT - 1992 Proceedings of the 35th Midwest Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 35th Midwest Symposium on Circuits and Systems, MWSCAS 1992

Y2 - 9 August 1992 through 12 August 1992

ER -

Dual independent layout generation of arbitrary circuit topologies

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this