Datapath cell design strategy for channelless routing

Naresh K. Sehgal, Chien Yi Roger Chen, John M. Acken

Research output: Chapter in Book/Entry/PoemConference contribution


In many advanced microprocessors, including all recent Intel microprocessors, the datapath is implemented in a bit-sliced structure, in which data inputs and control signals are arranged orthogonally. As of today, physical layout of such datapaths is performed manually, and has been shown to be a major productivity bottleneck in many recent designs. In this paper, a methodology is presented for layout generation of such bit-sliced structures using library cells. Special techniques are proposed for layout planning and connectivity of library cells to meet the high density requirements of datapath design. Experiments on real examples have shown very promising results. Significant improvements have been achieved over conventional approaches.

Original languageEnglish (US)
Title of host publicationProceedings of the Annual IEEE International ASIC Conference and Exhibit
PublisherIEEE Computer Society
Number of pages4
StatePublished - 1994
Externally publishedYes
EventProceedings of the 7th IEEE International ASIC Conference and Exhibit - Rochester, NY, USA
Duration: Sep 19 1994Sep 23 1994


OtherProceedings of the 7th IEEE International ASIC Conference and Exhibit
CityRochester, NY, USA

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Datapath cell design strategy for channelless routing'. Together they form a unique fingerprint.

Cite this