Fingerprint
Dive into the research topics of 'An efficient gate delay model for VLSI design'. Together they form a unique fingerprint.- Sort by
- Weight
- Alphabetically
An efficient gate delay model for VLSI design
Ting Wei Chiang, C. Y.Roger Chen, Wei Yu Chen
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
2
Scopus
citations