An efficient gate delay model for VLSI design

Ting Wei Chiang, C. Y.Roger Chen, Wei Yu Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Fingerprint

Dive into the research topics of 'An efficient gate delay model for VLSI design'. Together they form a unique fingerprint.

Engineering & Materials Science