TY - JOUR
T1 - A survey on neuromorphic computing
T2 - Models and hardware
AU - Shrestha, Amar
AU - Fang, Haowen
AU - Mei, Zaidao
AU - Rider, Daniel Patrick
AU - Wu, Qing
AU - Qiu, Qinru
N1 - Publisher Copyright:
©2022IEEE
PY - 2022
Y1 - 2022
N2 - The explosion of “big data” applications imposes severe challenges of speed and scalability on traditional computer systems. As the performance of traditional Von Neumann machines is greatly hindered by the increasing performance gap between CPU and memory (“known as the memory wall”), neuromorphic computing systems have gained considerable attention. The biology-plausible computing paradigm carries out computing by emulating the charging/discharging process of neuron and synapse potential. The unique spike domain information encoding enables asynchronous event driven computation and communication, and hence has the potential for very high energy efficiency. This survey reviews computing models and hardware platforms of existing neuromorphic computing systems. Neuron and synapse models are first introduced, followed by the discussion on how they will affect hardware design. Case studies of several representative hardware platforms, including their architecture and software ecosystems, are further presented. Lastly we present several future research directions.
AB - The explosion of “big data” applications imposes severe challenges of speed and scalability on traditional computer systems. As the performance of traditional Von Neumann machines is greatly hindered by the increasing performance gap between CPU and memory (“known as the memory wall”), neuromorphic computing systems have gained considerable attention. The biology-plausible computing paradigm carries out computing by emulating the charging/discharging process of neuron and synapse potential. The unique spike domain information encoding enables asynchronous event driven computation and communication, and hence has the potential for very high energy efficiency. This survey reviews computing models and hardware platforms of existing neuromorphic computing systems. Neuron and synapse models are first introduced, followed by the discussion on how they will affect hardware design. Case studies of several representative hardware platforms, including their architecture and software ecosystems, are further presented. Lastly we present several future research directions.
UR - http://www.scopus.com/inward/record.url?scp=85131332198&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85131332198&partnerID=8YFLogxK
U2 - 10.1109/MCAS.2022.3166331
DO - 10.1109/MCAS.2022.3166331
M3 - Article
AN - SCOPUS:85131332198
SN - 1531-636X
VL - 22
SP - 6
EP - 35
JO - IEEE Circuits and Systems Magazine
JF - IEEE Circuits and Systems Magazine
IS - 2
ER -