A novel leakage power reduction technique for CMOS circuit design

Jae Woong Chun, C. Y.Roger Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Scopus citations

Abstract

Power consumption is now a major technical problem facing the CMOS circuits in deep submicron process. As process moves to finer technologies, leakage power significantly increases very rapidly due to the high transistor density, reduced voltage and oxide thickness. We first experimentally investigate existing low-power techniques and point out problems with them. We then propose a family of circuit types for low-power design centered around inserting controlling transistors between pull-up and pull down circuits as well as between pull-up circuits/pull down circuits and power/ground. We investigate the characteristics of proposed gate types in terms of ability to reduce power consumption and their associated delay overhead. In addition, several variations of drain gating are discussed. In the end, an overall procedure for low-power circuit design is proposed by intelligently mixing various proposed circuit types for gates in the circuits based upon gate criticality analysis. Extensive SPICE simulation results were reported using 45nm, 32nm and 22nm process technologies. Significant power reduction is achieved with zero or little increase in the critical path delay of the overall circuits.

Original languageEnglish (US)
Title of host publication2010 International SoC Design Conference, ISOCC 2010
Pages119-122
Number of pages4
DOIs
StatePublished - Dec 1 2010
Event2010 International SoC Design Conference, ISOCC 2010 - Incheon, Korea, Republic of
Duration: Nov 22 2010Nov 23 2010

Publication series

Name2010 International SoC Design Conference, ISOCC 2010

Other

Other2010 International SoC Design Conference, ISOCC 2010
CountryKorea, Republic of
CityIncheon
Period11/22/1011/23/10

Keywords

  • Leakage power consumption
  • Low-power design
  • Sleep transistors
  • Transistor stacking

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A novel leakage power reduction technique for CMOS circuit design'. Together they form a unique fingerprint.

  • Cite this

    Chun, J. W., & Chen, C. Y. R. (2010). A novel leakage power reduction technique for CMOS circuit design. In 2010 International SoC Design Conference, ISOCC 2010 (pp. 119-122). [5682957] (2010 International SoC Design Conference, ISOCC 2010). https://doi.org/10.1109/SOCDC.2010.5682957