A new model for the performance evaluation of synchronous circuit switched multistage interconnection networks

S. H. Hsiao, Chien Yi Roger Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

Patel (1981) proposed a probabilistic approach to analyze the performance of multiprocessor systems using synchronous multistage interconnection networks (MINs) based on a uniform reference model and the assumption of independent requests. Through extensive simulation, the authors have found that, in many cases, their model will result in rather significant inaccuracy. the factors which cause inaccuracy in Patel's model are investigated in detail. A new queueing model is then proposed and is shown to be very accurate. Since only six states are needed, this new model is very efficient computationally.

Original languageEnglish (US)
Title of host publicationProceedings of 7th International Parallel Processing Symposium, IPPS 1993
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages773-777
Number of pages5
ISBN (Electronic)0818634421, 9780818634420
DOIs
StatePublished - Jan 1 1993
Event7th International Parallel Processing Symposium, IPPS 1993 - Newport, United States
Duration: Apr 13 1993Apr 16 1993

Publication series

NameProceedings of 7th International Parallel Processing Symposium, IPPS 1993

Conference

Conference7th International Parallel Processing Symposium, IPPS 1993
CountryUnited States
CityNewport
Period4/13/934/16/93

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture
  • Software
  • Computational Theory and Mathematics
  • Computer Networks and Communications

Fingerprint Dive into the research topics of 'A new model for the performance evaluation of synchronous circuit switched multistage interconnection networks'. Together they form a unique fingerprint.

  • Cite this

    Hsiao, S. H., & Chen, C. Y. R. (1993). A new model for the performance evaluation of synchronous circuit switched multistage interconnection networks. In Proceedings of 7th International Parallel Processing Symposium, IPPS 1993 (pp. 773-777). [262783] (Proceedings of 7th International Parallel Processing Symposium, IPPS 1993). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IPPS.1993.262783