Abstract
A new architecture for real-time MPEG-2 encoding/decoding is presented in this paper. This architecture is based on an array of TI MVP's. The main feature of this architecture is it's programmability. The inherent parallelism of the MPEG-2 algorithm is investigated in order to map it to the processor array. An I/O algorithm for the major encoding function, motion estimation, is developed to demonstrate the possibility of overlapping processing and I/O.
Original language | English (US) |
---|---|
Pages (from-to) | 170-181 |
Number of pages | 12 |
Journal | Proceedings of SPIE - The International Society for Optical Engineering |
Volume | 3021 |
DOIs | |
State | Published - Jan 17 1997 |
Event | Multimedia Hardware Architectures 1997 - San Jose, United States Duration: Feb 8 1997 → Feb 14 1997 |
Keywords
- MPEG-2
- Motion estimation
- Multimedia video processor (MVP)
- Real-time
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Condensed Matter Physics
- Computer Science Applications
- Applied Mathematics
- Electrical and Electronic Engineering